



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/225,388	01/05/1999	DAVID W SMITH	2000.002500	2528

23720 7590 01/29/2003

WILLIAMS, MORGAN & AMERSON, P.C.
10333 RICHMOND, SUITE 1100
HOUSTON, TX 77042

EXAMINER

NGUYEN, TOAN D

ART UNIT PAPER NUMBER

2665

DATE MAILED: 01/29/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/225,388

Applicant(s)

SMITH, DAVID W

Examiner

Toan D Nguyen

Art Unit

2665

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 November 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-35 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-3, 5, 6, 8-25, 27, 28 and 30-35 is/are rejected.
- 7) ☒ Claim(s) 4, 7, 26 and 29 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 21 November 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-3, 5-6, 8-9, 23-25, 27-28 and 30-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joshi et al. (U.S. Patent 5,133,062) in view of Ohie (U.S. Patent 5,581,556).

For claims 1, 9, 23, 31-32 and 34, Joshi et al. disclose ram buffer controller for providing simulated first-in-first-out (FIFO) buffers in a random access memory comprising:

receiving a set of data signals from an external data source (figure 1, col. 8 lines 29-34);
detecting a size of said received set of data signals (col. 26 lines 45-51);
decoding said received set of data signals; (figure 1, col. 8 lines 1-3);
extracting a destination address from said set of data signals (col. 23 lines 12-19);
comparing said destination address extracted from said data signals to a known data value (col. 11 lines 29-32);
determining whether said received data signals should be received by a host circuitry based upon said comparison of said destination address extracted from said data signals to a known data value (col. 11 lines 32-35);
generating at least one status signal alerting said host circuitry of said determination

Art Unit: 2665

that said received data signals should be received by said host circuitry (col. 11 line 43 to col. 12 line 9).

However, Joshi et al. do not disclose waking up said host circuitry from a sleep mode upon a determination that said received set of data is addressed to said host circuitry. In an analogous art, Ohie discloses waking up said host circuitry from a sleep mode upon a determination that said received set of data is addressed to said host circuitry (col. 5 line 48 to col. 6 line 14). One skilled in the art would have recognized a SEEP/WAKE-UP control circuit to use the teachings of Ohie in the system of Joshi et al. Therefore, it would have been obvious to one of ordinary skill in the art at the time invention, to use the SEEP/WAKE-UP control circuit as taught by Ohie in Joshi et al.'s with the motivation being to provide a communication control circuit including a sleep/wake-up control circuit for outputting the sleep command signal to the sleep terminal of said data receiver circuit in response to the detection signal (col. 7 lines 60-64).

For claims 2 and 24, Joshi et al. disclose set of data signal received is data packet that is in a serial data format, over a network line (col. 7 lines 61-62).

For claims 3, 25 and 33, Joshi et al. disclose step of detecting a size of said received set of data signal and decoding said received set of data signals, includes:

converting said serial data packet into a parallel data format (col. 10 lines 2-4);

extracting a word clock from said received data packet (col. 20 lines 31-50);

incrementing a member held by said counter, said word clock generating a word count (col. 11 lines 11-18);

inputting said converted parallel format data into a plurality of comparators (figure 5B, col. 21 lines 12-49);

Art Unit: 2665

using said word count to address data stored in a memory circuitry (col. 24 lines 63-65);
and

inputting a set of data signals from said memory circuitry into an appropriate comparator (col. 21 lines 13-30).

For claims 5 and 27, Joshi et al. disclose method of comparing said destination address to a known data value further comprises:

performing a comparison function upon said converted, parallel set of data signals, and said set of data from said memory circuitry (col. 11 lines 29-35);

generating a digital comparator status signal in response of said performance of comparator function; and clocking in said digital comparator data signal into a register (col. 11 lines 29-35).

For claims 6 and 28, Joshi et al. disclose determining whether said received data signals should be received by a host circuitry further comprises latching all output of said plurality of comparators into a digital logic circuitry (figure 5B).

For claim 8 and 30, Joshi et al. disclose performing an OR function upon all said latched output of said comparator (figure 2).

3. Claims 10-22 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joshi et al. (U.S. Patent 5,133,062) in view of Ohie (U.S. Patent 5,581,556) further in view of Milhaupt et al. (U.S. Patent 5,822,550).

For claims 10 and 35, Joshi et al. in view of Ohie disclose ram buffer controller for providing simulated first-in-first-out (FIFO) buffers in a random access memory, comprising:

a data formatter (figure 1, col. 7 lines 60-62);

a host circuitry interface capable of transmitting and receiving data from a host circuitry (figure 2, col. 11 lines 49-54), and Ohie discloses said host circuitry enter a wake up state from a sleep mode based upon data received by said host circuitry (col. 5 line 48 to col. 6 line 14).

a memory circuitry (figure 1, col. 8 line 47);

a plurality of comparators (figure 5B);

a digital logic circuitry (figure 4, col. 15 line 23).

However, Joshi et al. do not disclose: a clock divider; a mask circuitry; a counter; a plurality of status registers and a plurality of clocked registers.

In an analogous art, Milhaupt et al. disclose:

a clock divider (figure 24, col. 30 lines 23-24);

a mask circuitry (figure 24, col. 30 line 25);

a counter (figure 24, col. 30 line 26);

a plurality of status registers (figure 25, col. 33 lines 14-21)

a plurality of clocked registers (figure 24, col. 30 lines 23-27).

One skilled of the art would have recognized circuitry components to use teaching of Milhaupt et al. in the system of Joshi et al. Therefore it would have been obvious to one of ordinary skill in the art at the time invention, to use the circuitry components as taught by Milhaupt et al. in Joshi et al.'s with the motivation being to provide the improvements in circuits, integrated circuit devices, computer system of all types (col. 2 lines 8-9).

For claim 11, Joshi et al. disclose formatter comprises of a serial to parallel converter and a data end detector that are capable of converting a serial stream of data into parallel data words and detecting an end of a data stream (col. 10 lines 2-4).

For claim 12, Milhaupt et al. disclose clock divider is capable of incrementing a count held by said counter (col. 30 lines 33-35).

For claims 13 and 14, Joshi et al. disclose memory circuitry comprises of a memory element and a memory data access logic ((figure 1, col. 8 lines 45-52).

For claims 15 and 22, Joshi et al. disclose memory data access logic is coupled with said host interface such that data can be sent to and retrieved from said memory elements (figure 2, col. 11 lines 49-54).

For claims 16-18 and 20-21, Joshi et al. disclose comparators are coupled with said data formatter such that said comparators receive parallel formatted data from said data formatter (figure 2, col. 11 lines 29-35).

For claim 19, Milhaupt et al. disclose mask circuitry is capable of preventing a registering of said comparator output into said clocked registers (figure 27, col. 36 lines 56-65).

Allowable Subject Matter

4. Claims 4,7, 26 and 29 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response To Arguments

5. Applicant's arguments filed on November 21, 2002 have been fully considered but are moot in view of the new ground(s) of rejection.

Contact Information

Art Unit: 2665

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Toan D Nguyen whose telephone number is 703-305-0140. The examiner can normally be reached on Monday- Friday (7:00AM-4:30PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huy Vu can be reached on 703-308-6602. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9314 for regular communications and 703-872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-9600.

TJN
T.N.



ALPUS H. HSU
PRIMARY EXAMINER